A high DC-gain low-power current recycling amplifier using positive-feedback technique is presented. In the proposed amplifier, the positive-feedback signal used to enhance the DC-gain is derived from the extra nodes created by cascoding. Positive-feedback offers the ability of obtaining a very high DC-gain, ideally infinite gain, without affecting high frequency performance and stability. Under the SMIC standard 65 nm process, the proposed amplifier was implemented. Simulation results show that the DC-gain of 104.5 dB is achieved with only power consumption of 25.5 μA and the bandwidth is not limited.
Introduction
High DC-gain and high-speed are the two most important properties of analog circuits, such as sample and hold circuits, pipeline ADC and sigma-delta ADC [1, 2] . Nowadays, the current recycling folded cascode (RFC) amplifier has a improved gain-bandwidth (GBW), thus it is suitable for low-power applications [3, 4] . However, the task of building fast amplifier with high DC-gain is a very difficult problem. Additionally, as going deep in submicron processes, the intrinsic transistor gain factor g m r o becomes smaller and smaller which limits the enhancement of DC-gain.
The enhancement of DC-gain can be implemented by some extra techniques, such as cascading of gain stages, dynamic biasing technique or output impedance enhancement technique [5] . However, cascading two stages or more will seriously limit the output swing and the high frequency performance. In addition, the DC-gain of dynamically biased amplifiers will be very high but the settling is slow. Thus, in order to maintain the high frequency performance, employing positive-feedback techniques to increase its output impedance is a better way to enhance DC-gain without degrading the stability of the amplifiers [6] .
In this paper, a high DC-gain low-power current recycling amplifier (DRFC) with positive-feedback technique is presented. In the proposed DRFC, the positive-feedback signal used to enhance the DC-gain is derived from the extra nodes created by cascoding. Compared to conventional RFC, a boost in the DC-gain of the proposed amplifier is obtained without affecting high frequency performance.
The proposed DRFC amplifier

Basic topology
In the conventional RFC structure, which is shown in Fig. 1 , the input transistors are split in half to produce P 1a(b) and P 2a(b). Also, the cross-over connections of current mirrors N 1 : N 3 and N 2 : N 4 with a ratio of K : 1 ensure that the transcondutance is improved by K times. When compared to the folded cascode amplifier, the enhanced transcondutance leads to a 8 dB boost in the DC-gain. In the proposed DRFC, a DC-gain enhancement structure is introduced, the red part shown in Fig. 2 , which is consist of two cross-coupled transistors (N 7 and N 8). The transistors (N 7 and N 8) of the DRFC are driven by the cascoding nodes V x and −V x , while that of the RFC is biased by DC source V 3. This structure formes the positive-feedback path and the positivefeedback signal is used to enhance the output impendence of the DRFC. In addition, it offers the ability of obtaining a very high DC-gain without affecting high frequency performance.
DC-gain enhancement
In the conventional RFC, the enhanced transcondutance and increased output impendence lead to a boost in DC gain. The R out of the RFC can be described as follow:
In the proposed DRFC, the small signal circuit for deriving the output impendence of the DRFC is shown in Fig. 3 . In order to enhance the DC-gain, the DRFC uses positive-feedback path to improve the output impendence. The cascoding node −V x provides a inverse current, which is shown in the red part of Fig. 3 , to enhance the transconductance of the transistor N 8. Ignoring the bulk effect for simplicity, R out of the DRFC can be described as follow:
where g mi and g oi is the effective transconductance and output conductance of transistor M i . Assuming that g oN 4 = g oP 9 , g o2a = g oP 9 and g oN 8 << g mN 8 , the R out of the DRFC can be written as: On the other hands, in order to maintain the stability of the DRFC, the size of the N 8 and P 6 has to satisfy the following conditions:
Eq. (4) indicates that the the size of N 8 approaches A, the output resistance can become infinite. If the size of N 8 is smaller than A, the output resistance can become negative. This leads to instability due to the right-half pole. To avoid the instability problem, some security margin for the size of N 8 should be conserved.
Output swing and frequency performance
In the conventional RFC, the output swing can be described as follows:
On the other hand, to maintain all transistors in Fig. 1 in saturation, the output voltage of the DRFC is as follows:
From Eq. (6), it can be seen that the output swing of the DRFC is |V th,N − V sat,P | smaller than that of the RFC, which is approximately equal to a V sat . Thus, the output swing of the DRFC is one V sat less than that of the conventional RFC structure.
The frequency performance of the DRFC has not been influenced, because no supplementary node is added. The dominant pole of the proposed DRFC is determined by the load capacitor and the first non-dominant pole depends on the parasitic capacitor at folded node as in the conventional RFC configuration. However, in the Ref. [6] , the first non-dominant pole of the amplifier moves from the folded node to the gate of the positive-feedback pairs. Because of the large gate-source capacitor at this node, the first non-dominant pole decreases seriously, which leads to the degradation of the stability performance. Thus, the proposed DRFC has stability advantage over that of [6] .
Simulation results and discussion
The two amplifiers, RFC and DRFC, was simulated using SMIC standard 65 nm CMOS process. Both of the two amplifiers consumes a total current of 25.5 μA, using a supply voltage of 1.2 V, and deriving a capacitive load of 10.0 pF. The two amplifiers was implemented by the same common-mode feedback circuit (CMFB). Fig. 4 shows the simulated open-loop AC response of the RFC and DRFC.
Simulation shows that the DRFC has a DC gain of 104.5 dB with a unity gain frequency of 13.8 MHz, while the DC gain of the RFC is 67.9 dB and the gain-bandwidth is 12.6 MHz. The DC gain of the DRFC increased 36.6 dB compared to the conventional RFC. Moreover, both the GBW of the RFC and the DRFC are approximately the same, which shows that the GBW of the DRFC is not limited.
Monte Carlo simulation has been done to consider the mismatch effect to the proposed DRFC, which is shown in Fig. 5 . Simulation results show that the variation of DC-gain is less than 2.3 dB. A comparison between the proposed DRFC and the traditional RFC is shown in Table I where both Table I , it can be seen that the Gain/Power of the DRFC is 4.1 while that of RFC is 2.7, which has a significant enhancement. In addition, since the positive feedback transistor N 7 and N 8, the output swing of the DRFC reduces a V sat when compared to the RFC.
Conclusion
A high DC-gain low-power current recycling amplifier (DRFC) using positivefeedback technique is presented. Under the SMIC standard 65 nm process, the proposed amplifier was implemented. Compared to the RFC, the proposed DRFC shows that the DC-gain of 104.5 dB is achieved with only power consumption of 25.5 μA and the bandwidth is not limited.
